Abstract-This paper deals with the fault propagation and reliability of large-scale circuit and attempts to provide effective information for fault diagnosing. We analyse sample circuits from IBM benchmark suit by constructing directional weighting networks and modeling fault propagation. Roles of circuit network parameters are investigated and reliability analysis is given. The result from this work clearly suggest that larger circuit is more likely to arouse deep propagation, and there is no good in pursuit of maximum streamline in circuit design.
INTRODUCTION
Nowadays, with the development of physical design and integration, circuit becomes one of the most complex artificial networks. The theory of complex network provides a new perspective to characterize circuit system [1] [2] .
However, for the own characteristics of large-scale circuits, as component tolerance, deferred response and nonlinearity, the fault in circuit appears as hierarchy, fuzziness and transmissibility. Even a small fault signal may seriously affect the reliability and security of circuit though propagation, accumulation and enlargement in topology. So, it is particularly important to analysis the propagation of fault signal and mine deeper-level knowledge for fault diagnosing.
In this paper, we take part of IBM benchmark suit [3] as an example to define and construct directional weighting circuit network. Fault propagation model and algorithm based on network is simulated. Apart from that we present result of statistical analyzing of the circuit network parameters.
II. MODELING FAULT PROPAGATION IN LARGR-SCALE CIRCUIT

A. Construction of Realistic Circuit Network
In IBM benchmark suit, circuits are already partitioned according to the function of each module. Cells are prefaced by an "a", pads by a "p". The beginning of each net is denoted by an "s". Each module in a net is labeled as either an input (I), output (O) or bidirectional (B) pin for that net. In other words, if a module is labeled with an I, it is a sink for the net; if it is labeled with an O, it is a source for the net. This can enable one to deduce signal directions over the circuit. FIG.1 is an illustration of a circuit network with 4 cells and 3 pads. Then the net file is "p1 s O, a0 l I, a1 l I, a0 s O, a2 l B, a3 l I, a1 s O, a2 l I, a3 l I, a3 l I, a2 s O, p2 l I, a3 s O, p3 l I".
We define the cells in circuit as nodes, the signal between cells as arc which has directivity. For simplification, we take multiple signals between two cells as a weighted arc. The directional weighting network of circuit "ibm01"which has 12572 nodes (brown) and 31309 arcs (green) is shown in FIG.2 . In this formed network, the frequency of arcs which Weight=1 is 88.572%, which is the highest. Weight=2 is the second (7.7741%), and Weight=3 is the third (2.3731%). And weighting from 4 to 7 are summed to a frequency of 1.2808%.
B. The Model and Algorithm of fault propagation
After network constructed, we define the fault propagation model with the following general features: 1. Multiple identical nodes, arc between each of which has an initial weight and initial disturbance. 2. When an arc overloads (over current or over voltage), it fails and transfers a fixed load p to the other arcs. Property 2 indicates basic rules and characteristics of fault propagation that a block in a cell pathway will increase the load on other arcs, which may also makes the other pathway disconnect from the circuit network, triggering a succession of fault propagation.
There are two kinds of fault in circuit: Soft fault and hard fault. In our model, we distinguish them by weight changes of arc. Further let us proceed writing expressions for the maximum allowable weight (C ij ) and initial weight (A ij ) of arc. The relationship can be written as:
Here α is the admissible parameter of weight and α≥0. The signal propagation direction is from node i to node j, and N is the total number of nodes.
Assume the weight of arc in transient of running circuit as
If A ij ′ = A ij , the circuit has no fault.
If A ij < A ij ′ < C ij , then initial weight of arcs are changing, but still haven't overloads, and it come out to be soft fault. In these two cases, the topology connectivity of circuit network is still maintained.
While A ij ′ > C ij , part of arcs overloads and be removed from the network. It comes out to be hard fault and there will be a new distribution for the weight of each arc.
The model is constructed according to the following algorithm: 
III. CHARACTERISTICS OF FAULT PROPAGATION
It will seriously damage the circuit system while large-scale failures happened, though it has low probability. Fault propagation analysis presents more potential knowledge for fault diagnose of circuit and also provides a reference for reliability design, in order to avoid collapse of the entire circuit system caused by cell-level faults.
The network of fault propagation is determined by two important factors, admissible parameter and the threshold of propagation [4] [5] . In this section, we investigate the effects of the choice of admissible parameter on the network performance and analysis the threshold of propagation for the reliability of circuit. A part of circuits in IBM benchmark suit are selected and simulated as an illustration of the model.
A. Admissible Parameter for the Performance of Network
In fact, initial disturbance D and fault transmission disturbance p are difficult to define in realistic fault propagation of circuits. These two parameters are influenced by many factors, as the discreteness, tolerance, aging, nonlinearity of component parameters, and also a good many disturbances in outside environment. So, in simulation, we can fix the value of D max and p, and upon our eyes on the effect of varying admissible parameter α for the procedure of fault propagation in circuits.
3 of threshold value λ c (k c ), further details can be found in section B). In accordance with the scale of circuits, we extract four circuits (ibm01, ibm04, ibm07, ibm12) in IBM benchmark suit for the simulation of fault propagation model and algorithm. Here we define the relative value of the largest connected subgraph G to characterize the network performance [6] , and G = Σarcs′ / Σarcs. Σarcs′ is the number of weighted arcs after the failure propagation network in largest connected subgraph. Fig. 3 shows the relationship between G and α.
As simulation shown in Fig. 3 , for fixed D max and p, no fault occurs in circuit(G=1) when α ≥ D max ; But when α < D max , electrical signals occurs fault, the arcs become overloads when the accumulation of faults exceed the allowable range, and then followed fault propagation.
Further, from the simulated network data, two important observations can be made. First, when α decreases, the scale of fault propagation will continue to increase to a critical value. 
B. Threshold Analysis for the Reliability of Circuit
Threshold value is an important parameter in the study of mechanism of fault propagation in complex network. PastorSatorras et al. [7] observed threshold of propagation in scalefree networks and found that the threshold value will tend to 0 when the scale of network increases infinitely.
In this section, we propose the value range of threshold of fault propagation in realistic circuit network and investigate its effect on the reliability of circuit.
A key finding in the study of complex networks is that most networks involving man-made couplings are naturally connected in a scale-free manner, which means that the number of connections follows a power-law distribution, and largescale of circuit is one of that kind [8] . Furthermore, the circuit network, which the degree of any node is independent of the degree of its neighbor nodes, is an uncorrelated network. The mathematical expression of the relationship between propagation threshold λ c and connected degree of nodes for uncorrelated scale-free network, which has the expression [9] 
The second term in Eq. (1) represents the ratio of the average connectivity k and the connectivity fluctuations k 2 of nodes in large networks. This result implies that in scale free networks, for which k 2 → ∞, we have λ c = 0. Moreover, obviously large-scale circuit network is a finite size network.
Thus, maximum connectivity k c was defined [10] , which limit the range of connectivity k, k 2 assumes a bounded value.
Then, the effective nonzero propagation threshold λ c (k c )
induced by the exponential cut-off is given by
where m is the minimum connectivity of the network and γ is the power law exponent of scale free network. After integration, yields
where Γ(x, y) is the incomplete gamma function [11] (Γ(x, y)= 
In addition, large-scale circuit has a signal negative feedback to avoid distortion and make the circuit cells as amplifier circuit returned to normal. Thus, the propagation model is similar to Susceptible-Infected-Susceptible (SIS) model and the nonzero propagation threshold λ c can be finally given as [10] From the properties of the uncorrelated, limited, scale-free circuit networks, we generally observe that maximum connectivity of nodes k c and power-law exponent of circuit network γ play important roles affecting the value of fault propagation threshold. In the following, we will investigate the effects of the two parameters on reliability of circuit.
1) Maximum connectivity of nodes k c :
Equation (6) implies that, the thresholdλ c (k c ) decreases with increasing k c . In other words, using highly integrated devices (chips) instead of individual functional circuits in our modern circuit design (increasing k c ) will affect the stability of circuit operation to a certain degree. Thus, we may optimize the design of circuit system through comparing k c of cells as a reference. For example, it can clearly be seen from Tab. 1, the k c of circuit ibm08 (k c =1495) is far more that other circuits in benchmark suit, and it should attach importance to the overall reliability design as a local object.
To conclude above, from the view-point of fault propagation model and circuit design, the relations of integration and reliability is mutual restricted and interacting. There is no good in pursuit of maximum streamline in circuit design. It might not improve the reliability of the entire circuit system, even had the auxiliary circuit removed, which in ensuring of all levels of circuit driven. On the contrary, it may suppress localized fault propagation with the method of feedback introduction, signal feed forward, multi-mode structure redundancy design (increasing λ c (k c )) to improve the abilities of screening, fault-tolerance and dynamic reliability of circuits.
Besides, it is understandable that chips which own the maximum connectivity k c of circuit cells, are bottlenecks throughout the circuit system reliability which needed to strengthen experimental test to make their reliability much higher than the whole circuit system.
2)
Power-law exponent of circuit network γ : Fig. 4 shows the connection of nodes follow power-law distributions in ibm01 circuit network, i.e., p(k) versus k being a straight line whose gradient is the characteristic exponent γ. Here, the probability of nodes having a degree k is p(k). The data in Tab.1 also provide evidence for γ fall in the range of 1 to 2 in realistic man-maid networks. Equation (6) also implies that, the threshold λ c (k c ) decreases with decreasing γ. The characteristic of power-law distribution brings highly frangibility of faults in hub nodes. As for ibm01 circuit, if the hub cells a7994, a3114, a1331, a8852 et al., (which k =93, 89, 86, 79) encounter lethality failure or destruction, the whole circuit system will break down. With regards to this, we suggest that hub cells which own the largest connection should be real-time monitored and fault warning circuit be considered during the structure optimization design.
IV. CONCLUSIONS
In this paper, we have proposed a method that constructs a directional weighting circuit network. The complex network obtained is also an uncorrelated, limited and scale-free network. Thus, the constructed network can provide a useful platform for researchers and engineers to evaluate the fault propagation behavior of a real circuit.
Further, we make use of the constructed circuit network and fault propagation model to investigate the effectiveness of varying parameters as admissible parameter α and Threshold value λ c (k c ). And based on these, the performance of network and the reliability of circuit are studied. It is interesting that we also find the parameters k , k c , γ and λ c (k c ) do not depend on the circuit size. In addition, several suggestions are presented for the reliability and fault diagnose of circuit. Overall, we may conclude that increasing the scale of circuits does not help signal fault blocking and the reliability of circuit may improved with increased functional cells and decreased hub cells.
Finally, our analysis and model, however, are not limited to the study of circuit networks. They can be further extended to other relevant concepts and results.
